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Abstract 
Characterization of nanoscale planar and 
vertical metal-oxide-semiconductor field effect 
transistor incorporating dielectric pocket 
(DP-MOSFET) is demonstrated by using 
numerical simulation. Vertical MOSFET is one 
solution to shrink the channel length (Lg) into 
nanometer regime. The comparison between 
planar and vertical MOSFET was done to 
show an advantages of dielectric pocket and 
each performances in current-voltage analysis. 
Dielectric pocket is incorporated between the 
channel and source/drain for suppression of 
short-channel effects (SCE) and bulk punch-
through. The current-voltage analysis for both 
structure shows rational value of threshold 
voltage (VT), drive current (ION), off-state 
leakage current (IOFF), subthreshold swing 
(S) and Drain Induced Barrier Lowering 
(DIBL). A better control of VT roll-off was 
also demonstrated by incorporation of DP 
and better for vertical MOSFET compared to 
planar MOSFET. Thus, the incorporation of 
DP will enhance the electrical performance and 
give a very good control of the SCE for scaling 
the MOSFET in nanometer regime for future 
development of nanoelectronics product.
Keywords: Vertical, planar, dielectric pocket, 
SCE, DIBL.
I. INTRODUCTION
AS the MOSFET undergoes scaling down 
of the size in order to improve integrated 
circuit performance such as speed, power 
consumption, and packing density, a 
number of challenges need to be overcome. 
This improvement in device speed and 
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scaling down of device dimensions has 
continued successfully for over 30 years 
and the channel length is now in the sub-
100 nm regime. As Complementary Metal 
Oxide Semiconductor (CMOS) channel 
lengths shrink in order to improve 
performance, lithography, gate oxide 
thickness, junction depth limits and short 
channel effects have proved to be major 
limitations. Revolutionary technology 
and fundamental device physics approach 
are required to meet the above challenges. 
Possible solutions include new materials 
and new device structures [1-2]. 
In current deep submicron MOSFET 
technology, pocket implantation appears 
to be a commonly used strategy for 
suppressing short-channel effects (SCE) 
[3]. However, shrinking the channel 
length causes many inconveniences 
such as an increase of the body factor 
and junction capacitance as well as the 
junction leakage current. Besides, high 
doping increases the risk of avalanche 
breakdown at the drain/substrate 
junction. Another problem relating 
to pockets consists of an increase of 
threshold voltage fluctuations that they 
induce. Instead of reducing the junction 
depth, dielectric pockets that limit dopant 
diffusion in planar MOSFETs have been 
proposed [4]. This achievement is able 
to overcome all of the above-mentioned 
problems and efficiently suppress SCE.
Recently, vertical MOSFETs, especially 
fully-depleted surround-gate transistors, 
have been shown to overcome these 
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process limitations. A vertical MOSFET 
arranges the source, channel and drain 
vertically [5, 6]. The gate electrode 
surrounds a Si pillar, and the channel 
region exists at the surface of the 
sidewalls of the Si pillar. There are several 
advantages to this device structure. 
The gate length can be adjusted by the 
height of the pillar and is independent 
of lithography. Another advantage of the 
vertical MOSFET is that the channel width 
is large even in a small-occupied area 
because all the sidewalls of the pillar can 
be used as the channel region. Therefore, 
the packing density can be increased with 
this device structure [7, 8]. In this paper, 
the combination of dielectric pocket and 
vertical MOSFET was done and compared 
with planar DP-MOSFET successfully.
II. DeVICe sTRUCTURe aND 
MODelINg
The device structure was designed and 
simulated using SILVACO (ATLAS) 
software package. Figure 1 shows the 
simulated planar DP-MOSFET device 
structure with all the dimension of 
respective region explicitly shown.
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Abstract— Characterization of nanoscale planar and vertical 
metal-oxide-semiconductor field effect transistor incorporating 
dielectric pocket (DP-MOSFET) is demonstrated by using 
numerical simulation. Vertical MOSFET is one solution to shrink 
the channel length (Lg) into nanometer regime. The comparison 
between planar and vertical MOSFET was done to show an 
advantage of dielectric pocket and each performance in current-
voltage analysis. Dielectric pocket is incorporated between the 
channel and source/drain for the suppression of short-channel 
effects (SCE) and bulk punch-through. The current-voltage 
analysis for both structure shows rational value of threshold 
voltage (VT), drive current (ION), off-state leakage current (IOFF),
subthreshold swing (S) and Drain Induced Barrier Lowering 
(DIBL). A better control of VT roll-off was also demonstrated by 
incorporation of DP and better for vertical MOSFET compared 
to planar MOSFET. Thus, the incorporation of DP will enhance 
the electrical performance and give a very good control of the 
SCE for scaling the MOSFET in nanometer regime for future 
development of nanoelectronics product. 
Index Terms— Vertical, planar, dielectric pocket, SCE, DIBL.
I. INTRODUCTION
S the MOSFET undergoes scaling down of the size in 
order to improve integrated circuit performance such as 
speed, power consumption, and packing density, a number of 
challenges need to be overcome. This improvement in device 
speed and scaling down of device dimensions has continued 
successfully for over 30 years and the channel length is now in 
the sub-100 nm regime. As Complementary Metal Oxide 
Semiconductor (CMOS) channel lengths shrink in order to 
improve performance, lithography, gate oxide thickness, 
junction depth limits and short channel effects have proved to 
be major limitations. Revolutionary technology and 
fundamental device physics approach are required to meet the 
above challenges. Possible solutions include new materials 
and new device structures [1-2].  
In current deep submicron MOSFET technology, pocket 
implantation appears to be a commonly used strategy for 
suppressing short-channel effects (SCE) [3]. However, 
shrinking the channel length causes many inconveniences such 
as an increase of the body factor and junction capacitance as 
well as the junction leakage current. Besides, high doping 
increases the risk of avalanche breakdown at the 
drain/substrate junction. Another problem relating to pockets 
consists of an increase of threshold voltage fluctuations that 
they induce. Instead of reducing the junction depth, dielectric 
pockets that limit dopant diffusion in planar MOSFETs have 
been proposed [4]. This achievement is able to overcome all of 
the above-mentioned problems and efficiently suppress SCE. 
Recently, vertical MOSFETs, especially fully-depleted 
surround-gate transistors, have been shown to overcome these 
process limitations. A vertical MOSFET arranges the source, 
channel and drain vertically [5, 6]. The gate electrode 
surrounds a Si pillar, and the channel region exists at the 
surface of the sidewalls of the Si pillar. There are several 
advantages to this device structure. The gate length can be 
adjusted by the height of the pillar and is independent of 
lithography. Another advantage of the vertical MOSFET is 
that the channel width is large even in a small-occupied area 
because all the sidewalls of the pillar can be used as the 
channel region. Therefore, the packing density can be 
increased with this device structure [7, 8]. In this paper, the 
combination of dielectric pocket and vertical MOSFET was 
done and compared with planar DP-MOSFET successfully. 
II. DEVICE STRUCTURE AND MODELING
The device structure was designed and simulated using 
SILVACO (ATLAS) software package. Figure 1 shows the 
simulated planar DP-MOSFET device structure with all the 
dimension of respective region explicitly shown. 
The device consists of a silicon semiconductor substrate 
A
Figure 1 Schematic structure of a planar DP-MOSFET. 
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Figure  c e atic structure of a pl nar DP-
MOSFET.
The device consists of a silicon 
semiconductor substrate with uniform 
boron doping of 1018 cm-3 on which a thin 
layer of insulating oxide (SiO2) is grown. 
A conducting layer called the polysilicon 
gate electrode is deposited on top of the 
oxide. The gate is heavily doped with 
arsenic of 1020 cm-3. Two heavily arsenic 
doped of 1020 cm-3 regions with depth Xj = 
100 nm, called the source and the drain are 
formed in the substrate on either side of 
the gate. The source and the drain regions 
overlap slightly with the gate. The channel 
length region of 50 nm is designed for an 
analysis of the characteristics. The width 
and height of the dielectric pocket is 30 
nm and 70 nm, respectively. A heavily 
dense mesh is needed in critical regions 
such as the channel, DP area and gate 
oxide for accurate characterization of the 
device.
with uniform boron doping of 1018 cm-3 on which a thin layer 
of insulating oxide (SiO2) is grown. A conducting layer called 
the polysilicon gate electrode is deposited on top of the oxide. 
The gate is heavily doped with arsenic of 1020 cm-3. Two 
heavily arsenic doped of 1020 cm-3 regions with depth Xj = 100 
nm, called the source and the drain are formed in the substrate 
on either side of the gate. The source and the drain regions 
overlap slightly with the gate. The channel length region of 50 
nm is designed for an a alysis of the haracteristics. The width 
and height of the dielectric pocket is 30 nm and 70 nm, 
respectively. A heavily dense mesh is needed in critical 
regions such as the channel, DP area and gate oxide for 
accurate characterization of the device. 
Figure 2 shows the vertical DP-MOSFET device structure. 
As the name implies, in the vertical MOSFET the channel is 
vertical. A silicon semiconductor with uniform boron doping 
of 1018 cm-3 is use as substrate on which a silicon pillar is 
etched followed by implanting drain and source regions with 
uniform arsenic doping of 1020 cm-3. Then, gate oxide is 
grown on the vertical sidewall surfaces. N+ polysilicon gates 
are deposited on the oxide and then etched in particular 
regions to form the gates. Contact holes are formed at the 
source and drain regions and aluminum is deposited to make 
the contacts. As planar DP-MOSFET, a heavily dense mesh is 
needed in critical regions such as channel, DP area and gate 
oxide for accurate characterization of the device. 
The inversion layer mobility model from Lombardi [9] was 
employed for its dependency on the transverse field (i.e field 
in the direction perpendicular E⊥ to the Si/SiO2 interface of 
the MOSFET) and through velocity saturation at high 
longitudinal field (i.e field in the direction from source-to 
drain parallel E to the Si/SiO2 interface) combined with SRH 
(Shockley-Read-Hall Recombination) with fixed carrier 
lifetimes models [9]. This recombination model was selected 
since it takes into account the phonon transitions effect due to 
the presence of a trap (or defect) within the forbidden gap of 
the semiconductor. An interface fixed oxide charge of 3 x 1010
Coulomb is assumed with the used of n-type polysilicon gate 
contact for the device. The Drift-Diffusion transport [9] model 
with simplified Boltzmann carrier statistics [9] is employed 
for numerical computation of the designed device. 
III. RESULTS AND DISCUSSION
The combination of Gummel and Newton numerical 
methods was employed for a better initial guess in solving 
quantities for obtaining a convergence of the device structure. 
Figure 3 shows the comparison of current-voltage (IGS-VGS)
characteristics between planar and vertical DP-MOSFET 
device with channel length Lg = 50 nm, body channel doping 
of 1018 cm-3 and taken at VDS = 0.1 V and 1.0 V. By using a 
linear extrapolation of transconductance gm (VGS) to zero [6] a 
0.09 V threshold voltage, VT for planar DP-MOSFET device 
was obtained at VDS = 0.1 V and reduce to -0.21 V at VDS = 
1.0 V. The threshold voltage of the vertical DP-MOSFET is 
higher than that of the planar DP-MOSFET which VT = 1.06 
V for VDS = 0.1 V and VT = 0.65 V at VDS = 1.0 V. The 
moderately high VT was expected since the vertical DP-
MOSFET device has less short-channel effects than non-
extended planar DP-MOSFET. 
0.00E+00
5.00E-04
1.00E-03
1.50E-03
2.00E-03
2.50E-03
3.00E-03
3.50E-03
-0.5 0 0.5 1 1.5 2 2.5
Gate Voltage (V)
D
ra
in
 C
ur
re
nt
 (A
/u
m
)
Planar, Vds=0.1V
Vertical, Vds=0.1V
Planar, Vds=1.0V
Vertical, Vds=1.0V
In the off-state operation mode the transistors show a drain 
leakage current IOFF which is independent of the gate voltage, 
but increases with increasing drain voltage as depicted in 
Figure 4. IOFF of the planar DP-MOSFET is very high when it 
is biased at maximum drain voltage and is lower in the vertical 
DP-MOSFET. In planar DP-MOSFET, an off-state leakage 
current, IOFF = 1.35 x 10-5 A/µm and drive current, ION = 5.36 
x 10-4 A/µm taken at VDS = 0.1 V while IOFF = 4.29 x 10-5
A/µm and ION = 2.47 x 10-3 A/µm taken at VDS = 1.0 V was 
explicitly shown. In vertical DP-MOSFET, the IOFF was 
reduced to 9.63 x 10-15 A/µm at VDS = 0.1 V and 2.77 x 10-12
A/µm at VDS = 1.0 V while ION = 9.14 x 10-5 A/µm and 3.6 x 
10-4 A/µm taken at VDS = 0.1 V and 1.0 V. The off-state drain 
current was measured at VGS = 0 V and the on-state drain 
Figure 2 Schematic structure of vertical DP-MOSFET. 
Figure 3 Current-Voltage characteristic of planar and 
vertical DP-MOSFET taken at VDS=0.1V and 
VDS=1.0V.
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Figure 2 Schematic structure of vertical DP-
MOSFET.
F gure 2 shows the vertical DP-MOSFET 
device structure. As the name implies, 
in the vertical MOSFET the channel is 
vertical. A silico  semiconductor with 
unifo m bor n doping of 1018 cm-3 is use 
as substrate on which a silicon illar is 
etched followed by implanting drain 
and source regions with uniform arsenic 
doping of 1020 cm-3. Then, gate oxide is 
grown on the vertical sidewall surfaces. 
N+ polysilicon gates are deposited on 
the oxide and then etched in particular 
regions to form the gates. Contact holes 
are formed at the sou ce and drain regions 
and aluminum is deposited to make 
the contacts. As planar DP-MOSFET, a 
heavily dense mesh is needed in critical 
regions such as channel, DP area and gate 
oxide for accurate characterization of the 
device.
The inversion lay r m bility model 
from Lombardi [9] was employed fo  its 
dependency on the transverse field (i.e 
field in the direction perpendicular E┴ 
to the Si/SiO2 interface of the MOSFET) 
and through velocity saturation at high 
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longitudinal field (i.e field in the direction 
from source-to drain parallel E to the 
Si/SiO2 interface) combined with SRH 
(Shockley-Read-Hall Recombination) 
with fixed carrier lifetimes models [9]. 
This recombination model was selected 
since it takes into account the phonon 
transitions effect due to the presence of 
a trap (or defect) within the forbidden 
gap of the semiconductor. An interface 
fixed oxide charge of 3 x 1010 Coulomb 
is assumed with the used of n-type 
polysilicon gate contact for the device. The 
Drift-Diffusion transport [9] model with 
simplified Boltzmann carrier statistics [9] 
is employed for numerical computation 
of the designed device.
III. ResUlTs aND DIsCUssION
The combination of Gummel and Newton 
numerical methods was employed for a 
better initial guess in solving quantities 
for obtaining a convergence of the device 
structure. Figure 3 shows the comparison 
of current-voltage (IGS-VGS) characteristics 
between planar and vertical DP-MOSFET 
device with channel length Lg = 50 nm, 
body channel doping of 1018 cm-3 and 
taken at VDS = 0.1 V and 1.0 V. By using a 
linear extrapolation of transconductance 
gm (VGS) to zero [6] a 0.09 V threshold 
voltage, VT for planar DP-MOSFET device 
was obtained at VDS = 0.1 V and reduce to 
-0.21 V at VDS = 1.0 V. The threshold voltage 
of the vertical DP-MOSFET is higher than 
that of the planar DP-MOSFET which VT 
= 1.06 V for VDS = 0.1 V and VT = 0.65 V at 
VDS = 1.0 V. The moderately high VT was 
expected since the vertical DP-MOSFET 
device has less short-channel effects than 
non-extended planar DP-MOSFET.
with uniform boron doping of 1018 cm-3 on which a thin layer 
of insulating oxide (SiO2) is grown. A conducting layer called 
the polysilicon gate electrode is deposited on top of the oxide. 
The gate is heavily doped with arsenic of 1020 cm-3. Two 
heavily arsenic doped of 1020 cm-3 regions with depth Xj = 100 
nm, called the source and the drain are formed in the substrate 
on either side of the gate. The source and the drain regions 
overlap slightly with the gate. The channel length region of 50 
nm is designed for an analysis of the characteristics. The width 
and height of the dielectric pocket is 30 nm and 70 nm, 
respectively. A heavily dense mesh is needed in critical 
regions such as the channel, DP area and gate oxide for 
accurate characterization of the device. 
Figure 2 shows the vertical DP-MOSFET device structure. 
As the name implies, in the vertical MOSFET the channel is 
vertical. A silicon semiconductor with uniform boron doping 
of 1018 cm-3 is use as substrate on which a silicon pillar is 
etched followed by implanting drain and source regions with 
unif rm arsenic dop ng of 1020 cm-3. Then, ga e oxide is 
grown on the vertical sidewall surfaces. N+ polysilicon gates 
are deposited on the oxide and then etched in particular 
regions to form the gates. Contact holes are formed at the 
source and drain regions and aluminum is deposited to make 
the contacts. As planar DP-MOSFET, a heavily dense mesh is 
needed in critical regions such as channel, DP area and gate 
oxide for accurate characterization of the device. 
The inversion layer mobility model from Lombardi [9] was 
employed for its dependency on the transverse field (i.e field 
in the directio  perpendicular E⊥ to the Si/SiO2 interface of 
the MOSFET) and through velocity saturation at high 
longitudinal field (i.e field in the direction from source-to 
drain parallel E to the Si/SiO2 interface) combined with SRH 
(Shockley-Read-Hall Recombination) with fixed carrier 
lifetimes models [9]. This recombination model was selected 
since it takes into account the phonon transitions effect due to 
the presence of a trap (or defect) within the forbidden gap of 
the semiconductor. An interface fixed oxide charge of 3 x 1010
Coulomb is assumed with the used of n-type polysilicon gate 
contact for the device. The Drift-Diffusion transport [9] model 
with simplified Boltzmann carrier statistics [9] is employed 
for numerical computation of the designed device. 
III. RESULTS AND DISCUSSION
The combination of Gummel and Newton numerical 
methods was employed for a better initial guess in solving 
quantities for obtaining a convergence of the device structure. 
Figure 3 shows the comparison of current-voltage (IGS-VGS)
characteristics between planar and vertical DP-MOSFET 
device with channel length Lg = 50 nm, body channel doping 
of 1018 cm-3 and taken at VDS = 0.1 V and 1.0 V. By using a 
linear extrapolation of transconductance gm (VGS) to zero [6] a 
0.09 V threshold voltage, VT for planar DP-MOSFET device 
was obtained at VDS = 0.1 V and reduce to -0.21 V at VDS = 
1.0 V. The threshold voltage of the vertical DP-MOSFET is 
higher than that of the planar DP-MOSFET which VT = 1.06 
V for VDS = 0.1 V and VT = 0.65 V at VDS = 1.0 V. The 
moderately high VT was expected since the vertical DP-
MOSFET device has less short-channel effects than non-
extended planar DP-MOSFET. 
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In the off-state operation mode the transistors show a drain 
leakage current IOFF which is independent of the gate voltage, 
but increases with increasing drain voltage as depicted in 
Figure 4. IOFF of the planar DP-MOSFET is very high when it 
is biased at maximum drain voltage and is lower in the vertical 
DP-MOSFET. In planar DP-MOSFET, an off-state leakage 
current, IOFF = 1.35 x 10-5 A/µm and drive current, ION = 5.36 
x 10-4 A/µm taken at VDS = 0.1 V while IOFF = 4.29 x 10-5
A/µm and ION = 2.47 x 10-3 A/µm taken at VDS = 1.0 V was 
explicitly shown. In vertical DP-MOSFET, the IOFF was 
reduced to 9.63 x 10-15 A/µm at VDS = 0.1 V and 2.77 x 10-12
A/µm at VDS = 1.0 V while ION = 9.14 x 10-5 A/µm and 3.6 x 
10-4 A/µm taken at VDS = 0.1 V and 1.0 V. The off-state drain 
current was measured at VGS = 0 V and the on-state drain 
Figure 2 Schematic structure of vertical DP-MOSFET. 
Figure 3 Current-Voltage characteristic of planar and 
vertical DP-MOSFET taken at VDS=0.1V and 
VDS=1.0V.
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Figure 3 Current-Voltage characteristic of 
planar and vertical DP-MOSFET taken at 
VDS=0.1V and VDS=1.0V.
In the off-state operation mode the 
transistors show a drain leakage current 
IOFF which is independent of e g te 
voltage, but increases with increasing 
drain voltage as depicted in Figure 4. 
IOFF of the planar DP-MOSFET is very 
high when it is biased at maximum drain 
volt ge and is lower in the vertical DP-
MOSFET. In planar DP-MOSFET, an off-
state leakage current, IOFF = 1.35 x 10-5 A/
µm and drive current, ION = 5.36 x 10-4 
A/µm taken at VDS = 0.1 V while IOFF = 
4.29 x 10-5 A/µm and ION = 2.47 x 10-3 A/
µm taken at VDS = 1.0 V was explicitly 
shown. In vertical DP-MOSFET, the IOFF 
was reduced to 9.63 x 10-15 A/µm at VDS 
= 0.1 V and 2.77 x 10-12 A/µm at VDS = 1.0 
V while ION = 9.14 x 10-5 A/µm and 3.6 x 
10-4 A/µm taken at VDS = 0.1 V and 1.0 V. 
The off-state drain current was measured 
at VGS = 0 V and the on-state drain current 
is measured when VGS - VT = 1 V. To find 
the origin of this leakage, the currents 
from all electrodes of the device have 
been measured simultaneously. This 
shows that the leakage current origins 
from the reverse biased drain-substrate 
diode. Due to a good IOFF/ION ratio of the 
devices, the subthreshold characteristics 
also highlighted a reasonably well-
controlled SCE with subthreshold swing 
SubVT = 85 mV/dec and 39 mV/dec taken 
at VDS = 0.1 V and increase to 108 mV/
dec and 65 mV/dec taken at VDS = 1.0 V 
for planar and vertical DP-MOSFET. In 
addition as shown in Figure 5, the output 
characteristic was also highlighted a very 
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good drain current for both planar and 
vertical DP-MOSFET. The drain current 
was measured at different gate voltage 
(VGS = 1.1 V and 2.2 V) with increasing 
drain voltage. It also shows no avalanche 
breakdown within the specified voltage 
range for the 50 nm device.
current is measured when VGS - VT = 1 V. To find the origin 
of this leakage, the currents from all electrodes of the device 
have been measured simultaneously. This shows that the 
leakage current origins from the reverse biased drain-substrate 
diode. Due to a good IOFF/ION ratio of the devices, the 
subthreshold characteristics also highlighted a reasonably 
well-controlled SCE with subthreshold swing SubVT = 85 
mV/dec and 39 mV/dec taken at VDS = 0.1 V and increase to 
108 mV/dec and 65 mV/dec taken at VDS = 1.0 V for planar 
and vertical DP-MOSFET. In addition as shown in Figure 5, 
the output characteristic was also highlighted a very good 
drain current for both planar and vertical DP-MOSFET. The 
drain current was measured at different gate voltage (VGS = 
1.1 V and 2.2 V) with increasing drain voltage. It also shows 
no avalanche breakdown within the specified voltage range for 
the 50 nm device. 
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IV. CONCLUSION
In conclusion, the results described above indicated a better 
performance depends on I-V characteristics demonstrated by 
incorporation of DP and better for vertical MOSFET 
compared to planar MOSFET. Thus, the incorporation of DP 
will enhance the electrical performance and give a very good 
control of the SCE for scaling the MOSFET in nanometer 
regime for future development of nano-electronics product. 
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Figure 4 Transfer characteristic of planar and vertical 
DP-MOSFET device taken at VDS=0.1V,
VDS=1.0V and VS=VB=0V
Figure 5 Output characteristic of planar and vertical DP-
MOSFET with Lg=50nm for VGS=1.1V and 2.2V. 
Figure 4 sfer characteristic of planar and 
vertical DP-MO  device taken at VDS=0.1V, 
VDS=1.0V and VS=VB=0V
current is measured when VGS - VT = 1 V. To find the origin 
of this leakage, the currents from all electrodes of the device 
have been measured simultaneously. This shows that the 
leakage current origins from the reverse biased drain-substrate 
diode. Due to a good IOFF/ION ratio of the devices, the 
subthreshold characteristics also highlighted a reasonably 
well-controlled SCE with subthreshold swing SubVT = 85 
mV/de  and 39 mV/dec taken at VDS = 0.1 V a d increase to 
108 mV/dec and 65 mV/dec taken at VDS = 1.0 V for planar 
and vertical DP-MOSFET. In addition as shown in Figure 5, 
the output characteristic was also highlighted a very good 
drain current for both planar and vertical DP-MOSFET. The 
drain current was measured at different gate voltage (VGS = 
1.1 V and 2.2 V) with increasing drain voltage. It also shows 
no avalanche breakdown within the sp cified voltage range for 
the 50 nm device. 
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IV. CONCLUSION
In conclusio , the results described above indicated a better 
performance depends on I-V characteristics demonstrated by 
incorporation of DP and better for vertical MOSFET 
compared to planar MOSFET. Thus, the incorporation of DP 
will enhance the electrical performance and give a very good 
control of the SCE for scaling the MOSFET in nanometer 
regime for future development of nano-electronics product. 
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indicated a better performance depends 
on I-V characteristics demonstrated 
by incorporation of DP and better for 
vertical MOSFET compared to planar 
MOSFET. Thus, the incorporation of DP 
will enhance the electrical performance 
and give a very good control of the SCE 
for scaling the MOSFET in nanometer 
regime for future development of nano-
electronics product.
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